

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/624,644	07/23/2003	Kyuichi Takimoto	030879	6904
23850 7:	590 01/10/2005		EXAMINER	
ARMSTRONG, KRATZ, QUINTOS, HANSON & BROOKS, LLP			LAXTON, GAŖY L	
1725 K STREE SUITE 1000	1725 K STREET, NW SUITE 1000		ART UNIT	PAPER NUMBER
WASHINGTO	N, DC 20006	0006	2838	

DATE MAILED: 01/10/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
· · · · · · · · · · · · · · · · · · ·	10/624,644	TAKIMOTO ET AL.				
Office Action Summary	Examiner	Art Unit				
	Gary L. Laxton	2838				
The MAILING DATE of this communication ap Period for Reply	opears on the cover sheet with the	e correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPI THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a report of the period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by statud Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be ply within the statutory minimum of thirty (30) of will apply and will expire SIX (6) MONTHS for te, cause the application to become ABANDO	timely filed days will be considered timely. om the mailing date of this communication. NED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 02 I	November 2004.					
2a)⊠ This action is FINAL . 2b)□ Thi	<u> </u>					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4)⊠ Claim(s) 1-21 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5)□ Claim(s) is/are allowed. 6)⊠ Claim(s) 1-21 is/are rejected. 7)□ Claim(s) is/are objected to. 8)□ Claim(s) are subject to restriction and/	awn from consideration.					
Application Papers						
9) The specification is objected to by the Examiner.						
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
Applicant may not request that any objection to the	• • • • • • • • • • • • • • • • • • • •	, ,				
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E						
Priority under 35 U.S.C. § 119						
a) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list	nts have been received. Its have been received in Application or the property documents have been received in PCT Rule 17.2(a)).	ation No ived in this National Stage				
Attachment(s)	_					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summa Paper No(s)/Mail					
 Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date 		Patent Application (PTO-152)				

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed 11/02/04 have been fully considered but they are not persuasive.

First, applicant argues that the APA figs 1-3 do not disclose the claimed invention. Applicant argues that page 5 lines 7-20 of the specification for the instant invention discloses that control signal S4 has a pulse width smaller than that of the pulse width signal S3. Thus, the applicant argues that APA figs 1-3 do not anticipate the claimed invention. The applicant is correct, the specification (page 5 lines 7-20) does disclose control signal S4 has a pulse width smaller than that of the pulse width signal S3. However, that is not what the claim recites.

Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993). Therefore, the limitation that the first drive signal has substantially the same pulse width as that of an input pulse signal is given no patentable weight since there is no standard or values or range of values indicating or defining how close pulse widths need to be before they are "substantially the same". Resultantly, the examiner considers any two pulse widths to be "substantially the same" since there is no standard by which to base the determination.

Second, applicant argues that Bridge fails to disclose generating a first drive signal that is substantially the same as an input pulse signal. The applicant has confused the issues. Bridge was not relied on for generating a first drive signal that is substantially the same as an input pulse signal. Bridge was used to teach a drive signal generation circuit that produced a second drive

Art Unit: 2838

signal (G_2) that has a larger pulse width than a first drive signal (IN or G_1) using the pulse signal and the first drive signal. APA figs 1-3 as argued above, not Bridge, were relied on for disclosing generating a first drive signal that is substantially the same as an input pulse signal. Therefore, the examiner maintains the rejections in regards to the prior art reference Bridge in combination with APA figs 1-3.

Third, applicant argues that Nishimaki cannot generate a pulse signal having substantially the same pulse width as that of the PWM signal in the instant invention. Again, the applicant has confused the issues. Nishimaki figure 8, was used to teach a drive signal generation circuit (32) that includes: a first delay circuit (327) which generates a first drive signal (14) by delaying a pulse signal (11); a second delay circuit (326) connected to the first delay circuit (327), the second delay circuit generating a delayed signal by delaying the first drive signal (14); and a synthesis circuit (321) connected to the second delay circuit (327), and the synthesis circuit generating the second drive signal (13) by synthesizing the pulse signal (11) with the delayed signal (326). APA figs 1-3 as argued above, not Nishimaki, were relied on for disclosing generating a first drive signal that is substantially the same as an input pulse signal. Therefore, the examiner maintains the rejections in regards to the prior art reference Nishimaki in combination with APA figs 1-3.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

Art Unit: 2838

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1, 7-9, 14 and 21 are rejected under 35 U.S.C. 102(e) as being anticipated by the admitted prior art figures 1-3 (APA figures 1-3).

Claims 1 and 7-9; APA figures 1-3 disclose a control circuit (2) for controlling an output voltage of a DC/DC converter (1), the DC/DC converter includes a main switching element and a synchronous switching element (3, 4), the control circuit comprising: a pulse signal generation circuit (12) which generates a pulse (S3) signal for controlling the DC/DC converter based on the output voltage (Vo); and a drive signal generation circuit (14) connected to the pulse signal generation circuit (12), the drive signal generation circuit generates first and second drive signals (SG1, SG2) using the pulse signal for respective supply to the main switching element and the synchronous switching element such that the main switching element and the synchronous switching element are turned ON and OFF alternately at different timings, and the drive signal generation circuit generates the first drive signal such that the first drive signal has substantially the same pulse width as that of the pulse signal (the examiner considers the first drive signal (S4 of figure 3) is substantially the same pulse width as that of the pulse signal (S3 of figure 3)).

Claim 14; APA figures 1-3 disclose a DC/DC converter comprising: a main switching element and a synchronous switching element (3, 4); a smoothing circuit (5, 7) connected to a node between the main switching element and the synchronous switching element, the smoothing circuit generating an output voltage; and a control circuit (2) which controls the

Art Unit: 2838

output voltage by supplying a first drive signal to the main switching element and supplying a second drive signal to the synchronous switching element (SG1, SG2), the control circuit including: a pulse signal generation circuit (12) which generates a pulse signal for controlling the output voltage based on the output voltage (Vo); and a drive signal generation circuit (14) connected to the pulse signal generation circuit, the drive signal generation circuit generating the first and second drive signals by using the pulse signal such that the main switching element and the synchronous switching element are turned ON and OFF alternately at different timings, and the drive signal generation circuit generating the first drive signal such that the first drive signal has substantially the same pulse width as that of the pulse signal (the examiner considers the first drive signal (S4 of figure 3) is substantially the same pulse width as that of the pulse signal (S3 of figure 3)).

Claim 21; APA figures 1-3 disclose a method for controlling an output voltage (Vo) of a DC/DC converter (1), wherein the DC/DC converter includes a main switching element and a synchronous switching element (3, 4), the method comprising: generating a pulse signal (S3) for controlling the output voltage of the DC/DC converter based on the output voltage (Vo); generating a first drive signal (SG1, SG2) which has substantially the same pulse width as that of the pulse signal (the examiner considers the first drive signal (S4 of figure 3) is substantially the same pulse width as that of the pulse signal (S3 of figure 3)) and supplying the first drive signal to the main switching element (3, 4); and generating a second drive signal using the pulse signal and the first drive signal and supplying the second drive signal to the synchronous switching element such that the main switching element and the synchronous switching element are turned ON and OFF alternately at different timings.

Art Unit: 2838

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 2 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over APA figures 1-3 in view of Bridge (US 6,396,250).

Claims 2 and 15; APA figures 1-3 disclose the claimed subject matter in regards to claim 1 and 14 supra, except for the drive signal generation circuit generates the second drive signal such that the second drive signal has a larger pulse width than the first drive signal using the pulse signal and the first drive signal.

Bridge, figure 18, teaches a dc/dc converter having a drive signal generation circuit pulse signal wherein a second drive signal (G_2) that has a larger pulse width than a first drive signal (IN or G_1) using the pulse signal and the first drive signal.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the APA circuit of figures 1-2 to have drive signal generation circuit that generates a second drive signal such that the second drive signal has a larger pulse width than the first drive signal using the pulse signal and the first drive signal in order to convert a DC voltage to a second regulated DC voltage based on the duty cycle switching of the main switches, drive signals and pulse signals.

6. Claims 3, 10, 16 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over APA figures 1-3 in view of Nishimaki (US 200401104714).

Claims 3, 10 and 16; APA figures 1-3 disclose the claimed subject matter in regards to claims 1, 7 and 14 supra, except for the drive signal generation circuit includes: a first delay circuit which generates the first drive signal by delaying the pulse signal; a second delay circuit connected to the first delay circuit, the second delay circuit generating a delayed signal by delaying the first drive signal; and a synthesis circuit connected to the second delay circuit, and the synthesis circuit generating the second drive signal by synthesizing the pulse signal with the delayed signal.

Nishimaki, figure 8, teach a drive signal generation circuit (32) includes: a first delay circuit (327) which generates a first drive signal (14) by delaying a pulse signal (11); a second delay circuit (326) connected to the first delay circuit (327), the second delay circuit generating a delayed signal by delaying the first drive signal (14); and a synthesis circuit (321) connected to the second delay circuit (327), and the synthesis circuit generating the second drive signal (13) by synthesizing the pulse signal (11) with the delayed signal (326).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the APA circuit of figures 1-3 to have a drive signal generation circuit that includes: a first delay circuit which generates the first drive signal by delaying the pulse signal; a second delay circuit connected to the first delay circuit, the second delay circuit generating a delayed signal by delaying the first drive signal; and a synthesis circuit connected to the second delay circuit, and the synthesis circuit generating as suggested by

Nishimaki in order to provide a drive signal generation circuit that reduces power consumption (paragraph [0084]).

Page 8

Claim 20; APA figure 1 discloses the pulse signal generation circuit includes: an error amplification circuit (11) which compares the output voltage (Vo) and a reference voltage (Vr) to generate an error signal; and a comparison circuit (12) connected to the error amplification circuit, and the comparison circuit comparing the error signal and a triangular wave signal (13) to generate a pulse signal having a pulse width proportional to the voltage of the error signal.

7. Claims 4, 11 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over APA figures 1-3 and Nishimaki (US 200401104714) in view of Bridge (US 6,396,250).

APA figures 1-3 and Nishimaki disclose the claimed subject matter in regards to claims 3, 10 and 16 supra, except for the first and second delay circuits each include a plurality of inverter circuits.

Bridge figure 13 teaches a delay circuit with a plurality of inverter circuits used to a delay a signal by a predetermined delay time set by the number of inverter circuits.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the circuit combination of APA figures 1-2 and Nishimaki to provide first and second delay circuits each including a plurality of inverter circuits as taught by Bridge in order to delay a signal by a predetermined delay time set by the number of inverter circuits in the first and second delay circuits.

8. Claims 5, 12 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over APA figures 1-3 and Nishimaki (US 200401104714) in view of Matsuda (US 4,862,364).

APA figures 1-3 and Nishimaki disclose the claimed subject matter in regards to claims 3, 10 and 16 supra, except for the first and second delay circuits each include an integrating circuit having a resistor and a capacitor.

Matsuda teaches a delay circuit (28) using a capacitor and resistor as an integrator circuit in order to delay a signal to a differential amplifier circuit where the delay is determined by the time constant of the integrator circuit (col. 3 lines 35-50).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the circuit combination of APA figures 1-2 and Nishimaki to provide for the first and second delay circuits to each include an integrating circuit having a resistor and a capacitor in order to delay the signal according to the time constant of the resistor and capacitor combination.

9. Claims 6, 13 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over APA figures 1-3 and Nishimaki (US 200401104714) in view of Jain et al (US 6,577,517).

APA figures 1-3 and Nishimaki disclose the claimed subject matter in regards to claims 3, 10 and 16 supra, except for the synthesis circuit includes a NOR circuit.

Jain et al, figure 7, teaches using synthesizing circuitry in combination with delay circuitry that includes the use of NOR gates to synthesize the signals therein.

Art Unit: 2838

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the circuit combination of APA figures 1-2 and Nishimaki to provide a synthesis circuit that includes a NOR circuit in order to synthesize the signals according to the logic of a NOR gate as taught by Jain et al.

Conclusion

10. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2838

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Gary L. Laxton whose telephone number is (571) 272-2079. The examiner can normally be reached on Monday thru Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Sherry can be reached on (571) 272-2084. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

3/1-1-1-6-05

Gary L. Laxton
Patent Examiner
Art Unit 2838